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Scaling Parameters for CMOS
* Parameter
* W, L, Tox, Xj 







* Number per Die
* S Factor S~1.15
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Scaling Parameters for 
Interconnections
* Parameter
* Wm, Ws, H, L, t
* Resistance/L = ρ/WmH
* Local Length, L
* Local RC Delay = RCLL
* Die Size
* Global RC Delay = RCSc2
S Factor S~1.15
* 1/S             87%
* S2  132%
* 1/S             87%
* 1               100%
* Sc                    115%
* S2Sc2 175%
Problems with Scaling
1. Global Wiring Crisis
















The Problem with Wires
















The Problem with Wires
Scaling Parameters for 
Interconnections
* Parameter
* Wm, Ws, H, L, t
* Resistance/L > ρ/WmH
* Local Length, L
* Local RC Delay = RCLL
* Die Size
* Global RC Delay = RCSc2
S Factor S~1.15
* 1/S             87%
* 5S2  x132%
* 1/S             87%
* 5               500%
* Sc                    115%
* S2Sc2 175%
Problems with Scaling
1. Global Wiring Crisis
2. Local Wiring Crisis
ITRS projections and Industry Roadmap








Off-chip BW (GHz) 15.1 23.0 39.7 62.4
Package Pin Count
(Cost-Effective)
2783 3704 4930 6562
Package Pin Count
(High Performance)
4851 5616 6501 7525
Max Chip Power 198 198 198 198
• Exponential decay and change in 
magnitude and phase of signal 
• Resistance (R) and Inductance (L) 
governed by metal properties
• Capacitance (C) and Shunt 
Conductance (G) governed by 
insulator properties







































































1. Global Wiring Crisis
2. Local Wiring Crisis









N. Magen et al. SLIP 2004
(Dynamic)
The Problem with Wires
Problems with Scaling
1. Global Wiring Crisis
2. Local Wiring Crisis
3. Off-chip Wiring Crisis
4. Power limitations: Vdd and tox are not scaling
» Power is now everything
» Heat: Steady-state operation no longer possible 
Global Local
































































Standing alone Cu lines keff=1.81





- Width of Cu : 200 nm
- Aspect ratio : 1.8:1 (H:W)
- Half pitch : 200 nm




Effective Dielectric Constant (keff)
Off-Chip Ultra Low-k
Todd Spencer
ITRS projections and Industry Roadmap








Off-chip BW (GHz) 15.1 23.0 39.7 62.4
Package Pin Count
(Cost-Effective)
2783 3704 4930 6562
Package Pin Count
(High Performance)
4851 5616 6501 7525
Max Chip Power 198 198 198 198





















































Motivation for Air Insulation on FR4
* Primary loss due to dielectric in 
conventional fiberglass-epoxy 
substrates above 10 GHz
* Conductor loss increases by 
freq1/2
* Dielectric loss scales linearly by
freq
* Air isolation has lowest εr and 
tan δ


























































H   X +    Other products
PAG
• Acid generation via PAG, aid decomposition 
onset temperature ~100oC.
• Photo-acid & Thermal acid Generation.
Fabrication of Positive-Tone Sacrificial Polymer
Overcoat
Decompose 
unexposed         
areas (170 °C)
Spin-coat Unity
UV Expose through Mask 









Air-Clad Transmission Lines on Organic Substrates
Air-Clad Transmission Lines on Organic Substrates
* Parallel plate and suspended 
ground microstrip lines
* Capacitance reduced by more 
than 30%
* Loss tangent reduced by more 
than 85%
* Reduces both conductor and 
dielectric loss contributions
Air Cavity Parallel Plate & 
Microstriplines
* Air cavity formed between 
signal and ground lines on FR4
* No polymer between signal and 
ground (all air)
* Improves on previously 
reported partial air-gap lines
* Air cavity reduces capacitance 
by up to 47% for ground line 3x 
signal line width



















650 16.42 9.02 46.6
650 15.94 10.16 38.0
650 15.29 8.37 46.6
220 12.56 10.27 21.7
220 12.83 10.45 21.5
220 12.85 10.12 25.6
Aggregate bandwidth and energy per bit: 
channel loss effects
* 1 dB/GHz channel 
loss allows high 
aggregate bandwidth 
at low power density
* 8 dB/GHz loss 
decreases bandwidth 
and increases power 
density
* Channel loss should 
be as small as possible 
to minimize energy 
per bit
* Channel loss can be 
minimized with air 
cavity strip








Air Cavity Lines for Off-chip Communication
•Research test vehicle 
designed at University of 
Florida
•Air cavity differential 
signal lines between for 
off-chip communication
•Test chips with 4x10Gb/s 
transmitters and cross-








Future Multilayer Channel Buildup
* Low loss signal line build-up on multilayer 
boards uses existing infrastructure
* Channel cross-sectional area determines loss 
and channel density
» Unshielded, nonplanar structures easy to 
build, higher loss
» Shielded structures have lower loss, but 
larger cross-sectional area
» Buildup process gives nonplanar lines




Future Imprint Lithography: Complex geometries
•Coaxial geometry minimizes crosstalk 
noise and radiation losses
•Channel geometries with complex 
shapes can be built using imprint 
lithography
•Routing terminations and chip 
connections can be more easily 
defined using imprint
•Smooth, rounded transitions will 
minimize reflections and maximize 
power transmission
Proposed Coaxial Line
Proposed  Vertical/Horizontal 
Connection




* Flip-Chip Interconnects are a critical 
interface between the IC and system
* Large numbers are connections are 
made over a small surface area
» 1,000 – 10,000 I/O
» Typical Die is ~ 225 mm2
* Solder melt-cast connections are the 
industry standard
47



















* Current SnPb and SnAgCu:
» Undesirable properties:
• Limited (H:W) aspect ratio
• Brittle intermetallics
• High capacitance (underfill) 
• Low electromigration resistance
» Desirable properties: 
• Low processing temperature
• Tolerance- x-y misalignment
• Tolerance to height variation
48
Addition of underfill to Cu pillar 
system is possible for reliability
49
All Copper Interconnects
1. Flip Chip Alignment 2. Electroless Plating
3. Low T Annealing 4. Shear Testing
Patent Pending Process:
Integrated Circuit Interconnection Devices and Methods
Ate He, Tyler Osborn, Paul Kohl. September 2006






* No anneal: Unbonded interface between electrolessly 












» Additional annealing at 180C for 30 minutes, interface is 
eliminated
Will Other Metals Bond?
* Electroless 
gold





* The stress state within 
the copper pillar and at 
the chip & substrate 





























Low parasitic C region

















































































First layer modulus = 2.5 or 4 GPa
Changing Shape
60
Cylindrical I/O has high stress point at leading and tailing 
edge of pillar.
Distribute the stress at the chip interface over a greater 
area by using Ellipse or Square I/O
KEY: Align the broad face directly in the direction of 
thermal expansion
















A/B Ratio of Ellipse
Benefit of Elliptical I/O Shape on Stress
Aquatrel Top (2.5 GPa) with 21 GPa Bottom
Chip Surface Stress Max
Structure Maximum Stress





High Frequency, Shielded I/O
Future Insulation, Cooling, and 
Conductors







Kohl, Bakir, Bashirulla, GT and UFL
Comments
* Transistor scaling is slowing
* Need for Bandwidth (not clock speed) is 
increasing due to applications
* Critical needs:
» Very low Permittivity and Loss materials
» Ballistic transport in conductors (no scattering)
» Advanced cooling (Fluids-to-the-chip)
» Simple, high-yield processes
